Odbieraj najlepsze oferty pracy na swój adres mailowy
22000 - 29000 zł
...related field 5+ years (Mid-level) or 8+ years for Senior-level of hands-on experience in FPGA design and development. Proficient in any VHDL/Verilog/SystemVerilog for RTL design. Knowledge of ASIC design process. Experience with timing analysis, synthesis, and...ZasugerowanePraca zdalnaPełny etatElastyczne godziny22000 - 29000 zł
...field. 5+ years (Mid-level) or 8+ years (Senior-level) of hands-on experience in FPGA verification and development. Proficiency in VHDL, Verilog, or SystemVerilog for RTL verification. Knowledge of the ASIC design process. Experience with VUnit, cocotb, or UVM. Ability...ZasugerowanePraca zdalnaPełny etatUmowa o pracęElastyczne godziny